RT
Network Ethernet/ASIC Verification Engineer
External job listingat RenuZa Technologies pvt ltd
Requirements 10+ years of ASIC Verification experience Strong hands-on experience with SystemVerilog, Verilog & UVM Proficiency in Python, TCL & C/C++ Expertise in Ethernet MAC, PHY, Swit...
External source - not verified3 weeks agoOpen until: Jan 12, 2027
Salary
Not provided
Location
San Jose, United States
Employment type
Full time
Workplace
Not provided
Network Ethernet/ASIC Verification Engineer
San Jose, United States
Job description
Requirements
- 10+ years of ASIC Verification experience
- Strong hands-on experience with SystemVerilog, Verilog & UVM
- Proficiency in Python, TCL & C/C++
- Expertise in Ethernet MAC, PHY, Switching, TCP/IP & PCIe
- Experience in verification planning, functional coverage & debugging Knowledge of reusable testbench architecture and regression automation
- Verilog / SystemVerilog / UVM
- Python, TCL, C/C++
Schedule
- Long-Term Contract
How to apply
- Share your updated resume by email
Location
- Remote / San Jose, CA