Sr Staff/Principal Physical Design Engineer

🚀 WE ARE HIRING | Sr Staff / Principal Physical Design Engineer
📍 Work Location: San Jose, CA / Portland, OR
🏢 Work Type: Fully Onsite
💼 Engagement: Full-Time Direct Client
🎯 Experience: 15 – 20 Years
🏭 Client: Mid-Sized Semiconductor Product Startup
🔹 Key Skills: ASIC/SoC Physical Design | Physical Implementation | P&R | Placement | CTS | CCOpt | Routing | Timing Closure | STA | DRC/LVS/ERC | Physical Verification | Cadence Innovus | Genus/iSpatial | 7nm/5nm/3nm | DFT | UPF | NoC/AXI | GDSII | LEF/DEF | Tcl | Python | Perl
⭐ Good to Have: 3D-IC | Chiplet | UCIe | HBM | EMIB | TSV | DDR4/DDR5 | LPDDR | PHY Design
USA Work Authorization: Candidates must be authorized to work in the U.S. without current or future visa sponsorship. U.S. Citizens, Green Card holders, and other candidates with valid independent U.S. work authorization are welcome.
📩 Apply: 👉 Know someone who fits? Please share this opportunity!
#PhysicalDesign #PhysicalDesignEngineer #PhysicalDesignJobs #PhysicalDesignEngineering #ASICPhysicalDesign #SoCPhysicalDesign #PhysicalImplementation #ASICImplementation #SoCImplementation #BackendDesign #BackendVLSI #BackendEngineering #PlaceAndRoute #PnR #APR #ASICPnR #ChipImplementation #Placement #TimingDrivenPlacement #CongestionOptimization #ClockTreeSynthesis #CTS #CCOpt #ClockOptimization #Routing #RoutingOptimization #SignalIntegrity #SIOptimization #TimingClosure #STA #StaticTimingAnalysis #TimingAnalysis #TimingSignoff #Signoff #PhysicalSignoff #DRC #LVS #ERC #PhysicalVerification #DesignRuleCheck #ParasiticExtraction #RCExtraction #MMMC #MCMM #SDC #Cadence #CadenceInnovus #Innovus #CadenceGenus #Genus #iSpatial #Tcl #TclScripting #Python #Perl #EDA #EDATools #PDAutomation #DFT #UPF #NoC #AXI #AMBA #Chiplet #3DIC #UCIe #HBM #DDR5 #LPDDR #PHYDesign #IPHardening #GDSII #LEFDEF #7nm #5nm #3nm #FinFET #AdvancedNode #ASIC #SoC #VLSI #SemiconductorJobs #VLSIJobs #ASICJobs #SanJoseJobs #PortlandJobs #SkalenSemi