S
DFT Engineer
External job listingat Solaztekinc
Requirements 5+ Years DFT / Design-for-Test Siemens Tessent / MBIST ATPG / TetraMAX Scan Compression / TestKompress / SEQ / Ultra Gate-Level Simulation & Debug VTRAN / Pattern Translation...
External source - not verified3 weeks agoOpen until: Jan 10, 2027
Salary
Not provided
Location
San Jose, United States
Employment type
Full time
Workplace
Not provided
DFT Engineer
San Jose, United States
Job description
Requirements
- 5+ Years
- DFT / Design-for-Test
- Siemens Tessent / MBIST
- ATPG / TetraMAX
- Scan Compression / TestKompress / SEQ / Ultra
- Gate-Level Simulation & Debug
- VTRAN / Pattern Translation
- Tcl / Perl / Python
- Verilog / SystemVerilog
- PrimeTime / STA
- ATPG Diagnosis, ATE Debug & Silicon Bring-up
- Experience with RF, Bluetooth, Wireless LAN, ASIC/SoC, or semiconductor products is highly preferred.
Schedule
- 6+ Months
- Onsite
- C2C/W2
How to apply
- Reach out directly for more details.
Location
- San Jose, CA