Senior AMS Verification Engineer

We're working with a very well-funded, deeply technical semiconductor company building next-generation silicon for high-performance AI compute - a new architecture rather than an iteration on existing designs. Backed by top-tier investors and moving fast toward first customer silicon, this is ground-floor work on hardware that doesn't exist anywhere else yet.
They're looking for a Senior Mixed-Signal Verification Engineer to own verification of the analog and mixed-signal subsystems at the heart of their high-speed IO - the boundary where analog behavior meets digital control. This is one of the hardest and highest-leverage problems in the design flow.
The RoleYou'll own verification of high-speed IO RX/TX chains — CDRs, phase interpolators and clock generation, equalization, samplers and slicers, deserializers — and the digital control loops wrapped around them. The goal: find bugs in silicon-accurate simulation, not in the lab.
What Sets This Role ApartGround-floor impact on a genuinely new chip architecture, not legacy siliconReal ownership - your sign-off decisions determine what ships to tape-outHigh technical bar, small elite team, very well capitalized with a clear path to first customer silicon
ResponsibilitiesOwn verification strategy and test plans for mixed-signal subsystems, block level through top-level integrationDefine modeling approach and fidelity tiers (real-number model vs. Verilog-AMS vs. transistor-level co-sim) and the associated accuracy/runtime trade-offsBuild self-checking testbenches for analog/digital interactions — loop convergence, mode transitions, clock-domain crossingsDrive AMS co-simulation flows and define functional coverage targeting analog corner behaviorDebug and root-cause failures across the analog/digital boundary through to closureOwn block- and subsystem-level sign-off for tape-out, including coverage closure
RequirementsBS/MS in Electrical Engineering or related field, with 5+ years of analog/mixed-signal verification on complex SoCs or mixed-signal IPHands-on expertise with AMS modeling and verification: Verilog-AMS, real-number modeling, and analog-digital co-simulation flowsProficiency in SystemVerilog with assertion-based verification and self-checking testbench architectureDemonstrated ability to model analog blocks and validate against transistor-level referencesStrong debug skills across the analog/digital boundary
Nice to haveStrong working knowledge of high-speed SerDes/wireline architecturesUVM or other constrained-random, metric-driven verification experienceScripting for regression and flow automation (Python, TCL, Make)Track record of mixed-signal IP sign-off through tape-out, plus silicon bring-up
Package & ProcessCompensation is highly competitive with meaningful equity — genuine ownership in the outcome, not just a salary. Additional benefits include a location-based proximity bonus and employer-contributed retirement plans.
The interview process is rigorous and technical, consistent with the caliber of engineering team you'd be joining.